Xilinx - forums.xilinx.com - New board topics in Community Forums
General Information:
Latest News:
Remove NULL bytes from AXI Stream 27 Aug 2013 | 07:14 pm
Hi I have an AXI slave which only supports tkeep on the last transfer (tlast). Is it possible to remove these NULL bytes (marked with tkeep) from the stream? I thougth that an involved FIFO should...
ISim 14.x Crashes on Windows 7 Pro 64 Bit and Intel Xeon 27 Aug 2013 | 06:58 pm
Hi I switched from an Intel Dual Core machine with 8GB RAM to an HP Workstation, which has an Intel Xeon Core and 16 GB RAM. Both computers have a 64 bit architecture and have Windows 7 Pro instal...
Spartan 3AN product life 27 Aug 2013 | 06:40 pm
Dear Madam/Sir, I am starting a new project where we will be using XC3S200AN FTG256. I am using this IC specifically for code production. For the same I wanted to for how this IC would be in ...
Canny filter Hardware Acceleration problem XAPP1167 template 27 Aug 2013 | 06:06 pm
Hello, I'm trying to use OpenCV library in a HLS design. I'm using the XAPP1167 hte fast-corner as a template, but I'm having problems. I want to use funtions not synthesizable from OpenCV libraries ...
Area Constraints Place and Group Closed not working 27 Aug 2013 | 05:59 pm
I am constraining a part of the design, that is imported as an IP (.ngc), such that the area for the design is closed. According to the constraints guide: GROUP GROUP controls the packing of logic in...
Can I make CRC_BYPASS and do Shutdown or Staruo sequence? 27 Aug 2013 | 05:53 pm
Hi, Normaly, is necessary Shutdown or Startup sequence are enable in the next successful CRC check. If I disable the CRC (like say the Table 6-10 on user guide 191) and use the word 0xDEFC like C...
Vivado_HLS - Window data buffers 27 Aug 2013 | 05:50 pm
It seems that Window data buffers (in Video Library) are not pass by reference. That means whatever I write to it in a function is not accessible by outside the function. Has anyone come across th...
using DDR2 on digilent atlys board by MIG 27 Aug 2013 | 05:30 pm
Hi, i want to use DDR2 memory on atlys board, I created the MIG core, but i can't use it. Where i found the in and out ports that i must control in other words how contact to MIG and control t...
ISE 14.6, Tri-Mode EMAC license problem 27 Aug 2013 | 05:14 pm
Although host-id matches, xclm shows "No". And license doesn't work. I want to use (bought) Logicore Tri mode EMAC IP for Kintex-7 in ISE 14.6. Attachments are xclm and Core Generator windows. I...
Error in generating bitstream 27 Aug 2013 | 12:58 pm
Hi i was testing the fpga using a simple program for device xc7vx690t-2ffg1927 . I was getting error while generating bit stream. Bit gen 26 : Bitgen only supports DRC but not bit stream generati...
